A Single Memristor-based TTL NOT logic

Una única lógica NOT TTL basada en Memristor

Hirakjyoti Choudhury¹, Suvankar Paul², Deepjyoti Deb³, Prachuryya Subash Das⁴, Rupam Goswami⁵


https://doi.org/10.18845/tm.v36i6.6771

¹ TSDL, Dept. of Electronics and Communication Engineering. Tezpur University. Napaam, India. Email: ecp21108@tezu.ac.in  
² Dept. of Electronics and Communication Engineering. Tezpur University. Napaam, India. Email: ecb19024@tezu.ac.in  
³ TSDL, Dept. of Electronics and Communication Engineering, Tezpur University, Napaam, India. Email: deepjyotid82@gmail.com  
⁴ TSDL, Dept. of Electronics and Communication Engineering, Tezpur University, Napaam, India. Email: psdas29@gmail.com  
⁵ TSDL, Dept. of Electronics and Communication Engineering, Tezpur University, Napaam, India. Email: rup.gos@gmail.com
Keywords
Memristor; NOT logic; TTL; hysteresis; green electronics; biodegradable electronics.

Abstract
This article presents a NOT logic gate circuit based on a single memristor, and analyzes it for different biological memristive samples based on extracted resistances. The simple resistor-voltage representation of the memristor in the logic circuit is used to formulate a methodology to tune the parameters of the circuit in accordance with TTL voltage values. The logic circuit consists of two resistors in series with the memristor. The input is connected to one end of the memristor, and the output is drawn across the series connection of the second resistor, and the memristor. The methodology comprises of two steps, where, in the first step, the logic ‘low’ TTL-input voltages are examined, and in the second step, the circuit is evaluated for logic ‘high’ TTL-input voltages. The methodology reveals that there is a minimum voltage value of ‘high’ TTL-input beyond which the output does not fall within the logic ‘low’ TTL-output. The proposed technique may be extended to evaluate novel memristive materials for single memristor-based NOT logic.

Palabras clave
memristor; NO lógica; TTL; histéresis; electrónica verde; electrónica biodegradable.

Resumen
Este artículo presenta un circuito de puerta NO lógica basado en un solo memristor y lo analiza para diferentes muestras biológicas memristivas basadas en resistencias extraídas. La representación simple de voltaje de resistencia del memristor en el circuito lógico se usa para formular una metodología para ajustar los parámetros del circuito de acuerdo con los valores de voltaje TTL. El circuito lógico consta de dos resistencias en serie con el memristor. La entrada está conectada a un extremo del memristor y la salida se dibuja a través de la conexión en serie de la segunda resistencia y el memristor. La metodología consta de dos pasos, donde, en el primer paso, se examinan los voltajes de entrada TTL “bajos” lógicos, y en el segundo paso, se evalúa el circuito para voltajes de entrada TTL “altos” lógicos. La metodología revela que hay un valor de voltaje mínimo de entrada TTL “alta” más allá del cual la salida no cae dentro de la salida TTL lógica “baja”. La técnica propuesta puede extenderse para evaluar nuevos materiales memristivos para la lógica NOT basada en un solo memristor.

Introduction
Leon Chua’s proposal of the fourth passive element, the memristor, relates flux, and charge [1]. Since the inception of the TiO2 based memristor in 2008, the possibilities of exploration of memristors, and their applications have increased [2]. To realize such applications, the implementation of memristor-based digital logic circuits in TTL/CMOS compatible style has always been essential. As of now, IMPLY, and MAGIC style of logic designs have been proposed, which, as opposed to TTL/CMOS-based operation, are sequential in nature [3][4]. Memristive action has also been reported in biological materials like sweat ducts, Venus flytrap plant, and amoeba [1]. Biomaterial-based memristors have the potential to contribute to next-generation flexible, and green electronics.

This article proposes the concept of a NOT logic gate using a resistor-bias model of a single memristor compatible with TTL mode of operation. The logic based on TTL voltages is applied to a number of reported biological memristors which give pinched hysteresis loop in V-I plane. The
high off-state resistance, \( R_h \), and low on-state resistance, \( R_l \), are extracted from V-I plots of the reported samples. A simple methodology is proposed for setting up the circuit parameters, and voltage range of operation as per TTL.

**Methodology**

The proposed memristor-based NOT logic circuit is shown in Fig. 1 (a). The circuit consists of two resistors, \( R_1 \) and \( R_2 \), connected in series with the memristor. The memristor resistance is represented as \( R_M \). The input voltage, \( V_{IN} \), corresponding to logic ‘0’ or logic ‘1’ is applied to one terminal of the memristor, and the other terminal is connected to the resistor, \( R_2 \). The output voltage, \( V_{OUT} \), is taken across the series connection of \( R_2 \), and \( R_M \) as depicted in Fig. 1 (a).

Depending on the input, \( R_M \) changes. If \( V_{IN} = '1' \), \( R_M = R_L \), and if \( V_{IN} = '0' \), \( R_M = R_H \), where, \( R_h \), and \( R_l \) are high, and low resistances in off-state, and on-state respectively.

The methodology for tuning the circuit parameters as carried out on LTspice XVII is shown in Fig. 1 (b). The output voltage is given by

\[
V_{OUT} = \left( V_{CC} - V_{IN} \right) \left( R_2 + R_M \right) / \left( R_1 + R_2 + R_M \right).
\]

If \( m = \frac{R_1}{R_2 + R_M} \), such that \( R_1 = R_2 \), we arrive at the relationship \( R_1 = R_2 = \frac{m}{1 - m} R_M \).

**Results**

**Step I**

For 10 biological memristors from literature as listed in Table I, taking \( m = 0.01 \), \( R_1 \), and \( R_2 \) are calculated, and considered in the circuit where a sweep of \( V_{IN} \) is done from 0 V – 0.8 V, having \( R_M = R_h \), and \( V_{OUT} \) is plotted in Fig. 1 (c). It is observed that the values lie well within the TTL logic ‘1’ range of 2 V – 5 V, and closer to 5 V for the range of TTL \( V_{IN} \). The plots for all samples are exactly same because considering the conditions, we arrive at

\[
V_{OUT} = V_H = \frac{(V_{CC} - V_L) (n + 1)}{(2n + 1)},
\]

where \( n = \frac{m}{1 - m} \) is a constant.

**Step II**

Carrying forward \( R_1 \), and \( R_2 \) as obtained from the previous step, a sweep of \( V_{IN} \) is done from 2 V – 5 V, having \( R_M = R_L \), and \( V_{OUT} \) is plotted in Fig. 2 (a). In this case, \( V_{OUT} = V_L = \frac{(V_{CC} - V_H) (nr + 1)}{(2nr + 1)}, \)

where, \( r = \frac{R_H}{R_L} \). Since \( R_1 \), and \( R_2 \) are dependent on \( R_h \), therefore, some values of \( V_{OUT} \) may lie outside the TTL logic ‘0’ voltages corresponding to 0 V – 0.8 V. This further indicates that there is supposed to be a minimum value of \( V_{IN} = V_{H,min} \) for which \( V_{OUT} = V_L \) lies in the TTL logic ‘0’ range. This is indicated by a shaded region in Fig. 2 (a), and listed in Table I.
Figure 1. (a) NOT logic circuit using memristor polarity; (b) Flowchart showing the methodology; (c) $V_{OUT} = V_H$ versus $V_{IN} = V_L$ plot

Figure 2. (a) $V_{OUT} = V_L$ versus $V_{IN} = V_H$ plot showing the valid TTL $V_{OUT} = V_L$ limit; (b) Legend for (a)
Table 1. Table for TTL Logic Showing $R_H$, $R_L$, $r$, $R_1$, $R_2$, $V_{H,min}$

<table>
<thead>
<tr>
<th>Sl. No.</th>
<th>$R_H$ (kΩ)</th>
<th>$R_L$ (kΩ)</th>
<th>$r = \frac{R_H}{R_L}$</th>
<th>$R_1 = R_2$</th>
<th>$V_{H} = V_{H,min}(V)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>[5]</td>
<td>417</td>
<td>360</td>
<td>1.15</td>
<td>4.21 kΩ</td>
<td>4.19</td>
</tr>
<tr>
<td>[7]</td>
<td>1.96</td>
<td>0.14516</td>
<td>13.5</td>
<td>19.79 Ω</td>
<td>4.10</td>
</tr>
<tr>
<td>[8]</td>
<td>108</td>
<td>88</td>
<td>1.22</td>
<td>1.09 kΩ</td>
<td>4.19</td>
</tr>
<tr>
<td>[10]</td>
<td>73</td>
<td>69</td>
<td>1.05</td>
<td>737.3 Ω</td>
<td>4.19</td>
</tr>
<tr>
<td>[11]</td>
<td>6060</td>
<td>2042</td>
<td>2.98</td>
<td>61.5 kΩ</td>
<td>4.17</td>
</tr>
<tr>
<td>[12]</td>
<td>419</td>
<td>393</td>
<td>1.06</td>
<td>4.2 kΩ</td>
<td>4.19</td>
</tr>
<tr>
<td>[13]</td>
<td>31.8</td>
<td>0.06</td>
<td>530</td>
<td>321 Ω</td>
<td>3.52</td>
</tr>
<tr>
<td>[14]</td>
<td>1.112</td>
<td>0.4</td>
<td>2.78</td>
<td>11.23 Ω</td>
<td>4.17</td>
</tr>
</tbody>
</table>

Conclusions

This work presented a simple circuit to implement a NOT logic gate by using a single memristor, and differential output. Considering 10 biological sample from literature, the conclusions of this article can be summed up as follows.

- The fixed resistors in the circuit, $R_1$ and $R_2$, which are equal, and proportional to $R_H$, were fixed by taking a value of $m$ for logic ‘0’ TTL input. In this article, $m = 0.01$ was considered.
- The resistors, $R_1$ and $R_2$, once fixed, were considered for logic ‘1’ TTL input corresponding to which, the entire logic ‘0’ TTL output was achieved for all samples.
- The same approach may be used for CMOS logic.

Acknowledgement

The authors specially acknowledge article [1] by L. Chua as a reference material for the work.

References


A Single Memristor-Based TTL NOT Logic

Leon Chu’s proposal of the fourth passive element, the memristor, relaxes flux and charge. Since the invention of the TiO₂-based memristor in 2008, the possibilities of exploration of memristors, and their applications have increased. To realize such applications, the implementation of memristor-based digital logic circuits in TTL/CMOS-compatible style has always been essential. As of now, IMPLY, and MGIC style of logic designs have been proposed, which, as opposed to TTL CMOS-based operation, are sequential in nature.

This article proposes the concept of a NOT logic gate using a resistor bias model of a single memristor compatible with TTL mode of operation. The logic based on TTL voltages is applied to a number of reported biological memristors which give pinch hysteresis loop in the I-V plane. The high off-state resistance, and low on-state resistance, are extracted from V-I plots of the reported samples. A simple methodology is proposed for setting up the circuit parameters, and voltage range of operation per TTL.

**Introduction**

Illustration 1. Presented poster at LAEDC 2022.

**Materials and Methods**

The methodology for tuning the circuit parameters as carried out on LTSpice XVII is shown in Fig. 1 (b). The output voltage is given by $V_{OUT} = \frac{V_{MEM} \cdot R_2}{R_1 + R_2 + R_3}$. If $m = \frac{V_{MEM}}{V_{TH}}$ such that $R_1 = R_2$, we arrive at the relationship $R_1 = R_2 = \frac{m \cdot R_3}{1 - m}$. 

**Results and Discussion**

**Step I:** For 10 biological memristors from literature as listed in Table 1, taking $m = 0.01$, $R_3$, and $R_2$ are calculated, and considered in the circuit where a sweep of $V_{MEM}$ is done from 0 V – 0.8 V, having $R_1 = R_2$, and $V_{OUT}$ is plotted in Fig. 1 (c). It is observed that the values lie well within the TTL logic ‘1’ range of 2 V – 5 V, and closer to 5 V for the range of TTL $V_{TH}$. The plots for all samples are exactly same because considering the conditions, we arrive at $V_{OUT} = V_{TH} = 5(V_{MEM})$, where $m = \frac{V_{MEM}}{V_{TH}}$ is a constant.

**Step II:** Carrying forward $R_1$ and $R_2$ as obtained from the previous step, a sweep of $V_{MEM}$ is done from 2 V – 5 V, having $R_3 = R_1$, and $V_{OUT}$ is plotted in Fig. 2 (a). In this case, $V_{OUT} = V_{TH}$, where $m = \frac{V_{MEM}}{V_{TH}}$. Since $R_1$ and $R_2$ are dependent on $R_3$, therefore, some values of $V_{OUT}$ may lie outside the TTL logic ‘0’ voltages corresponding to 0 V – 0.8 V. This further indicates that there is supposed to be a minimum value of $V_{MEM} = V_{MEM, min}$, for which $V_{OUT} = V_{TH}$ lies in the TTL logic ‘0’ range. This is indicated by a shaded region in Fig. 2 (a), and listed in Table 1.

**Materials and Methods**

This work presented a simple circuit to implement a NOT logic gate by using a single memristor, and differential output. Considering 10 biological sample from literature, the conclusions of this article can be summed up as follows:

- The fixed resistors in the circuit, $R_1$, and $R_3$, which are equal, and proportional to $R_3$, were fixed by taking a value of $m$ for logic ‘0’ TTL input. In this article, $m = 0.01$ was considered.
- The resistors, $R_3$ and $R_2$, once fixed, were considered for logic ‘1’ TTL input corresponding to which, the entire logic ‘0’ TTL output was achieved for all samples.
- The same approach may be used for CMOS logic.

**Conclusions / Next Steps**

This work presented a simple circuit to implement a NOT logic gate by using a single memristor, and differential output. Considering 10 biological sample from literature, the conclusions of this article can be summed up as follows:

- The fixed resistors in the circuit, $R_1$, and $R_3$, which are equal, and proportional to $R_3$, were fixed by taking a value of $m$ for logic ‘0’ TTL input. In this article, $m = 0.01$ was considered.
- The resistors, $R_3$ and $R_2$, once fixed, were considered for logic ‘1’ TTL input corresponding to which, the entire logic ‘0’ TTL output was achieved for all samples.
- The same approach may be used for CMOS logic.